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Abstract—Many-core architectures are promising
hardware to design real-time systems. However, the
worst-case behavior of the Network-on-Chip (NoC)
for both core-to-core and core-to-Input/Output1 (I/O)
communications of critical applications must be estab-
lished. The mapping over the NoC of both critical and
non-critical applications has an impact on the network
contention these critical communications exhibit. So
far, all existing mapping strategies have focused on
core-to-core communications. However, many-cores in
embedded real-time systems will be integrated within
backbone Ethernet networks, as they mostly provide
Ethernet controllers as I/O interfaces. In a previous
work we have shown that Ethernet packets can be
dropped due to an internal congestion in a Tilera-like
NoC. In this work, we describe and evaluate a mapping
strategy for such Tilera-like NoCs that minimizes the
contention of core-to-I/O critical flows in order to solve
this problem. Experimental results on real avionics
applications show significant improvements of core-
to-IO flows transmission delays, without significantly
impacting transmission delays of core-to-core flows.
I. Introduction
Many-core architectures are based on simpler cores
than in multi-core architectures, so the timing predictabil-
ity of cores are thus easier to analyze [15]. Besides, they
should enable the safe simultaneous integration of both
critical and non-critical applications [4]. Many-cores are
thus promising hardware to host such a mix of real-time
applications with different levels of criticalities.
The main challenge however lies in the ability to an-
alyze the Worst-Case Traversal Time (WCTT) of critical
flows exchanged within the Network-on-Chip (NoC). How
hard real-time tasks that generate these critical flows, but
also the non critical tasks, are mapped within cores, is
therefore of utmost importance to control the contention
over the NoC and thus the WCTT of flows (as flows are
directly connected to tasks, we only consider flows).
The efficiency of a mapping strategy over a NoC can be
evaluated using different performance metrics. Hard-real
time applications rely on the latency metric, as the goal
is to ensure that the WCTT of flows are less than their
respective specified deadlines. Several contention aware
1 We use this term for both core communications from or to I/O
interfaces.
mapping strategies (for instance [5], [17], [21]) have thus
been proposed but for core-to-core communications only.
To the best of our knowledge, none consider communica-
tions between cores and with I/O interfaces, that we call
core-to-I/O communications. However, many-cores pro-
vide Ethernet and memory controllers. For instance, Tilera
Tile64 provides 3 Ethernet and 4 memory controllers
according to [19], while MPPA from Kalray provides 8
Ethernet and 2 memory controllers [7]. In embedded real-
time systems, we thus expect many-cores to be used as
processing elements within a backbone Ethernet network,
such as AFDX for the avionic domain [1] or Ethernet AVB
in the automotive field.
This paper deals with mapping strategies for Tilera-
like many-cores. To the best of our knowledge, existing
strategies for such NoC architectures do not take into
account core-to-I/O communications. We have shown in
a previous work [3] that Ethernet packets can be dropped
due to an internal congestion in a Tilera-like NoC. The
main contribution of this paper is the description of a
static mapping strategy of critical and non critical real-
time flows that reduces the WCTT of core-to-I/O com-
munications over Tilera-like NoC. The defined algorithm
proposes to split the NoC into regions and then to allo-
cate in priority critical applications in a dedicated region
close to memory and Ethernet controllers. The goal is to
reduce the length of core-to-I/O communication of critical
applications. Then, each task of an application is mapped
within its region in order to minimize contention of core-to-
I/O communications handled by this region. On a realistic
avionics case study, we show that the proposed mapping
algorithm allows to significantly reduce the core-to-I/O
transmission delays and can avoid losses of Ethernet packet
due to internal congestion. Meanwhile, on our case study
the internal congestion for the core-to-core flows can in-
crease up to 28.8%.
The remainder of this paper is as follows. Section II
introduces the system architecture and its main assump-
tions. Section III formulates the addessed mapping prob-
lem. Then, section IV presents the limitations of exist-
ing works. Sections V describes how we minimize the
distance of core-to-I/O flows, while section VI describes
how we minimize the contention these flows experience.
Section VII presents the results obtained on realistic avion-
ics applications. Finally, section VIII concludes and gives
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Fig. 1: A Tilera-like NoC architecture.
some future work.
II. System architecture and assumptions
The paper proposes to study the impact of the internal
Tilera-like NoC communications delays over the I/O com-
munications. In that way, this section describes the prin-
cipal characteristics of these NoC architectures, the I/O
mechanisms used in these architectures and the methods
used to compute the WCTT. For each, we describe the
different assumptions we made.
A. Overview of NoC architectures
A NoC is a mesh network with bidirectional links
interconnecting L×W routers, as illustrated in Figure 1.
Except on the edge of the grid, each router has five input
and five output ports fully interconnected. One pair of
input and output is used to connect a core, while the other
four remaining pairs connect to the other adjacent routers.
Each input port consists of at least a single queuing buffer.
A core of the NoC is identified by its (x,y) coordinates and
we assume that the core (1,1) is located on the bottom
right of the NoC.
On the NoC, a flow represents a core-to-core or a core-
to-I/O communication link. For each flow, packets are
transmitted on the NoC. Each packet is divided into a set
of flits (flow control digits) of fixed size (typically 32-bits).
The first flit is named header flit. In order to reduce the
buffer size, wormhole routing is used in NoC routers. The
behavior is different than classical routing mechanisms: if
the header flit is granted to be transmitted through the
output port, the other flits follow it in a pipeline way, so
forming a worm. A credit-based mechanism is implemented
in order to block packets before buffer overflow. When the
header flit is blocked in a router, the other flits of the
packet are also blocked in the upstream routers. There is
no flit-level preemption: when the header flit is granted
to access to an output port, this output port is occupied
during all the transmission of the packet. The consequence
is that when two flows share the same path, if one of them
is blocked, the other one can also be blocked. On the NoC,
XY routing policy is used, the coordinates of the desti-
nation core is stored into the header flit. In the routers,
the arbitration to access to an output port by different
flows can use different strategies, such as priorities [4]. The
strategy in the commercially available Tilera Tile64 many-
core is however Round-Robin Arbitration (RRA): when a
flow has just been served, it should have the lowest priority
in the next round of arbitration [18]. This method ensures
fairness between input ports.
Assumption 1. In this paper, we consider a single
2D-Mesh NoC as represented in Figure 1. It uses worm-
hole routing, XY policy and RRA. Routers use blocking
mechanisms as in Tilera Tile64.
B. I/O interfaces in NoC architectures
A NoC interconnects cores but also Ethernet and DDR-
SDRAM memory interfaces that are located on its edges.
The term DDR in the rest of the paper will refer to the
DDR-SDRAM memory. A set of identical controllers is in
general spread around the NoC in the opposite cardinal di-
rections. For instance, two memory controllers are located
at the north and two at the south of the NoC in Tilera
Tile64. It however only provides Ethernet controllers on
the east of its NoC. Finally, each I/O interface can be ac-
cessed from different (x, y) coordinates of the NoC through
specific ports. For instance, each memory controller of the
Tile64 has 3 ports. The 6 central columns (out of 8) of
the Tile64 are connected from both their north and south
edges to a port of a memory controller. Each Ethernet
controller of the Tile64 is connected to respectively 2
ports. A core can receive data directly from the Ethernet
interface or through an intermediate memory controller.
In the latter case, core-to-IO flows are transmitted in two
steps: (1) the Ethernet controller sends the data to a given
memory port and (2) the memory controller transmits the
data through the port connected at the closest column
where the destination core is. For example, in Figure 1, if
the south Ethernet controller sends data to the core (L, 1),
it first sends data to port 1 of the south memory and then
the data are transmitted by port m to the core.
Assumption 2. In this work, we assume the NoC to
be connected to two memory controllers. One is located
at the north and the other one at the south, as shown by
Figure 1. As in Tilera, we assume that each controller can
be accessed from the edges of columns 2 to L − 1 of the
NoC, through the ports 1 to n. We therefore have L ≥ 3.
On the Ethernet side, we consider that a set of at least
two Ethernet controllers are connected to the east of the
NoC, as in Tilera. Similarly to the localization of memory
ports, we assume that these Ethernet controllers can be
accessed from the east of lines 2 to W − 1 of the NoC.
We therefore have W ≥ 4 and the maximum number of
Ethernet controller equals to W − 2. Ethernet interfaces
can therefore be shared between several applications to be
mapped on the NoC. Note that if W − 2 is higher than
the actual number of Ethernet controllers, the Ethernet
controllers are spaced by some lines of cores. In this
work, we focus on the core-to-I/O flows from Ethernet to
the memory (DDR), and from the tasks to the Ethernet
controller.
C. WCTT analysis on Tilera-like NoC architectures
In the Tile64, contentions not only occur at the link
level, but can also be propagated backwards on the path
of flows [14]. It may thus indirectly impact other packets of
both core-to-core and core-to-I/O flows. Different solutions
have been defined in the literature which are mainly the
Recursive Calculus (RC) [12] and the NC [13]. The RC
method offers a simple way to capture the wormhole effect
and the possible direct and indirect blocking that may
be induced in the network. Furthermore, in [12], authors
have compared these two timing analysis approaches and
showed that in practical cases (medium and high loads)
the RC methods provides tighter bounds compared to
NC method. The RC method recursively analyzes the
contention in the path of the analyzed flow. At each
router, the direct flows are identified and their transmis-
sion delays, till their destination, are computed by thus
taking into account indirect flows. The main limitation
of the RC method is that the pipeline effect of packets
transmissions is not taken into account, leading to an over-
approximation. In [2], authors introduce a property to
overcome this limitation of the RC method. This property
states that the maximal blocking delay a flow can suffer
due to an unblock is bounded by the number of flits of the
unblock flow, thus eliminating the need to wait till the un-
blocked flow reaches its destination. Other properties are
also introduced to either reduce the number of scenarios
to be explored when performing a WCTT analysis or the
pessimism of computed WCTTs. The worst-case scenario
when computing the maximal blocking delay a flow can
suffer assuming RRA is stated. Finally, a last property
allows to check whether an indirect flow really influences
the transmission delay of an analyzed flow.
Assumption 3. In this paper, the method used to
compute the WCTT is the last method introduced in the
previous paragraph (i.e. [2]), as tightest bounds of the
delays can be obtained.
III. Mapping problem description
In this section, we first illustrate the problem we ad-
dress through the use of an avionic case study. Then, we
state our mapping problem over Tilera-like NoC.
A. Motivating avionic case study
The considered critical applications are based on a
Full Authority Digital Engine (FADEC) application. This
application receives from an Ethernet interface 1500 bytes
of sensors data from an engine. These data are then divided
and distributed to n tasks, noted tf0 to tfn. These tasks,
except tf6, exchange 250 bytes of data between them. All
these tasks also send 250 bytes of data to the task noted
tf6. Then, tf6 stores 130 bytes within a DDR interface and
sends back 75 bytes of actuators data through the same
Ethernet interface. Figure 2 shows a graph of the core-to-
core and core-to-I/O communications between the tasks of
the FADEC application, assuming 7 tasks. In our example,
we consider two instances of this FADEC application but
with n = 8 and n = 9.
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Fig. 2: Task graph of core-to-core and core-to-I/O communications
of the FADEC application.
Fig. 3: Arbitrary mapping of a avionic case study made one FADEC
application and two HM applications.
The considered non-critical applications are based on
a Health Monitoring (HM) application, that is used to
recognize incipient failure conditions of engines. HM are
signal processing applications and can therefore be easily
parallelized on an arbitrary number of cores. An HM
application continuously receives through an Ethernet in-
terface, a set of frames representing data to be processed
in order to anticipate engine failures. The size of a frame
is 130 KBytes and a set is made of 30 frames. When a set
of frames is received, every two frames are assigned to a
different task amongst n tasks, noted th0 to thn. When the
processing takes place, task thi also sends 112 bytes of data
to thi+1, with i ∈ [0, n]. Finally, all these tasks finish their
processing by storing their frames into the memory. In this
example, we consider three HM applications instantiated
with a different number of tasks. We note HM14, HM9
and HM8 the instances of HM made of respectively 14, 9
and 8 tasks.
B. Consequences on I/O of a possible mapping
Figure 3 shows an arbitrary mapping of these appli-
cations over a NoC with L = W = 7. The square 3 × 3,
whose left corner is located at (7,1) defines the regions
where FADEC9 is mapped. The square 4× 4, located at
(7,4), defines the region where HM14 is mapped. HM14
and FADEC9 therefore use the same Ethernet interface,
located at (0, 2).
Let us now focus on the steps and their timing of a
core-to-I/O communication for the HM14 followed by one
for FADEC9. When an Ethernet packet for HM14 arrives
at the Ethernet interface, it is stored into the Ethernet
buffer in 12.336 µs (transmission of 1500 bytes of payload
at 1Gb/s). We consider that the size of the payload of
Ethernet frames for HM14 is 1500 bytes. Thus, if we
consider that the Ethernet buffer size is 2 KB, as in Tilera,
the Ethernet buffer can store an additional Ethernet frame
of only 500 bytes. The size of a FADEC Ethernet frame is
however 1500 bytes. The HM frame must therefore have
been transmitted, through the NoC, to the memory before
the FADEC frame can be stored. Due to the maximum
packet size over the NoC, the HM frame is divided into
20 packets of 19 flits followed by one packet of 15 flits.
The WCTT of an individual HM packet on the NoC takes
790.05 ns, if we use the method described in [2] (see
section II) and assuming a NoC frequency of 866 MHz
as in Tilera. If all the packets of HM experience their
WCTT on the NoC, the global WCTT for the HM frame is
t1 = 16.581 µs. However, the transmission of the FADEC
frame on Ethernet takes also t2 = 12.336 µs. As we have
t1 > t2, then the FADEC frame is dropped.
C. Mapping problem formulation
To generalize, in a Tilera-like many-core, if a NoC
congestion occurs on paths taken by core-to-I/O flows,
their estimated WCTTs can thus be higher than the arrival
delay of the next incoming Ethernet packet. In that case,
this next Ethernet packet may be dropped due to the lack
of space in the Ethernet buffer. Previous Ethernet packets
could indeed be stored in this buffer while waiting associ-
ated NoC flows can progress towards the DDR interface.
Note that the occurrence of this behavior depends on both
the speed of NoC and Ethernet links.
An application mapping strategy should therefore con-
sider core-to-I/O flows on Tilera-like NoC as first-class
citizen, so that the contentions they exhibit and thus
their WCTT are reduced to avoid the aforementioned
problem. Currently, only core-to-core and core-to-memory
communications are considered with the objective function
to minimize their contentions. Note that a congestion can
be either internal within an application or external when
flows of different applications are involved. How can the
WCTT of core-to-I/O flows can be reduced?
Let us note d the total distance, in number of hops, of
the path taken by a core to I/O flow. We have d = d1+d2
with d1 the distance between the Ethernet and the memory
controllers and d2 the distance between the DDR controller
and the destination core of the core-to-I/O flow. Our first
goal is then: min(d1+ d2) as minimizing the distance of a
flow reduces the number of times it can be in contention
with other flows. The values of both d1 and d2 depend on
where the destination core is mapped on the NoC, as well
as on the memory port that is used.
Once the distance of core-to-I/O flows are minimized,
our second goal is to minimize the contention that these
flows can experience on their paths. As the path taken by
a core-to-I/O flow is induced by the XY routing of Tilera-
like NoC, only which tasks are mapped on and next to the
path can reduce its contention. In a previous work [2], we
have shown that the contention a flow experiences depends
on: the number of flows being arbitrated for the output
port at each router of its path and properties with these
other flows that share a subset of its path.
IV. Limitations of existing work
Different strategies exist to reduce the number of
contention flows on the path of the transmitted flows
([5], [17], [21], [20]) using minimization functions. How-
ever, all these approaches consider only the mapping of
a single application. For instance, the underlying genetic
algorithms used in [17] should be extended to enable the
coexistence of different fitness functions, so that map-
ping several applications of potentially different levels of
criticality can be supported. Conversely, [8] considers the
mapping of several applications by arbitrarily dividing
the NoC into clusters. Each cluster is dedicated to an
application. Then, within each cluster a congestion-aware
mapping heuristic, similar to one in [21], minimizes the
bandwidth utilization of NoC links. Authors of [6] enhance
the definition of clusters for applications by making them
near convex regions. Generating non-contiguous regions
is avoided, thus reducing the congestion that can occur
between applications, called the external congestion. But,
due to the first core selection policy when building regions,
mapping of an application over a fragmented region is
possible [9]. In order to solve this problem, [9] propose to
select the core having the most available neighbors (up to
4) to avoid region fragmentation and thus decrease both
internal and external congestions. This solution, called
CoNA, only considers direct neighbors when selecting the
first core and then still lead to fragmentation of areas [10].
Smart Hill Climbing (SHiC) approach [10] considers a new
metric called square-factor (SF) for selecting the first core
when building regions. The SF of a core is the maximal
size of the square area in which that core can be put in,
to which the number of free cores around this square is
added. The first core is then the one having a SF greater
or equal to the size of the application to be mapped,
i.e. the number of cores that are needed assuming a core
can only execute a single task. [11] adapts SHiC so that
contiguous regions are used to map critical applications, in
order to reduce contentions, while non-critical applications
are mapped over non-contiguous regions to increase the
system throughput.
SHiC is the best multi-application congestion-aware
mapping approach which is the closest related work to
ours. The mapping done in Figure 3 has been in fact
obtained using SHiC. As we can see, SHiC, and also
all others existing mapping strategies, does not consider
where I/O interfaces are located within a Tilera-like NoC
when mapping applications. The core-to-I/O flows may
therefore suffer from external congestions, if the applica-
tions are not mapped close to the I/O interfaces they use.
However, these interfaces could be shared between several
applications. Besides, the internal mapping of applications
also influences the WCTT of these core-to-I/O flows.
Mapping the most communicating task to the first selected
core, as most existing strategies do, may no longer be
appropriate. The number of contentions core-to-I/O flows
experience should instead be reduced, so that their WCTT
are decreased and avoid dropping incoming I/O packet.
Finally, SHiC defines strict contiguous regions preventing
the mapping of a set of applications whose total size is
equal to the size of NoC. This explains why FADEC8 is
not mapped in Figure 3.
V. Core-to-I/O flows distance minimization
This section focuses on the first step of our mapping
strategy over a Tilera-like architecture. This first step
splits the NoC into regions and then allocates in priority
critical applications in a dedicated region close to memory
and Ethernet controllers. The lengths of core-to-I/O flows
are thus reduced.
A. Filling NoC regions with applications
We note Lregion the list of rectangular subsets of the
NoC, called regions. Lregion initially contains a single
region of size equals to the size of the NoC, i.e. L ×W .
Lapp is the list of applications that remain to be mapped.
Non-critical applications are first inserted in Lapp followed
by critical applications, both in decreasing order of their
size, noted SAi. SAi is the number of cores it uses.
We start to fill regions from one corner of the NoC. We
then proceed following a clockwise or counterclockwise di-
rection, depending on whether the initial corner is located
respectively on the bottom or the top of the NoC. The
application which has the highest SAi value that is equal
or less than the size of the considered region is selected to
fill this region. However, the current head of Lapp defines
the criticality level that is considered when performing
this lookup process to select an application. Whenever a
part of a region is filled by an application, we say that
this application is mapped and it is removed from Lapp.
Lregion is thus updated with the remaining rectangular
regions of the NoC. If the size of the considered region is
strictly inferior to the size of any application, the head of
Lregion and the next region are associated. The size of this
aggregated region is computed and the lookup process is
repeated until a region of sufficient size is build.
Critical applications are located close to memory and
Ethernet controllers, since we insert them at the head and
the tail of Lapp. Note that the larger a critical application
is, the closer to the memory and Ethernet controllers it
is located to, as critical applications are also inserted in
decreasing order of their SAi values. However, another
criteria could be used such as for instance the number of
core-to-I/O flows per application.
How critical applications are however allocated be-
tween the head and the tail of Lapp depends on the value
of UN which is the number of UNused cores when all the
applications i are mapped: UN = (L × W ) −
n∑
i
SAi.
A goal of our mapping is to to reclaim these unused
cores from regions assigned to non-critical applications in
order to give them to the regions that will later on be
assigned to critical applications. If UN = 0, the critical
applications are thus inserted at the head of Lapp except
one which is inserted at the tail, since no free cores can
be reclaimed. If however UN ≥ 0, then it is the opposite.
Critical applications are inserted at the tail except one
at the head. Nevertheless, the value of UN dynamically
FADEC9 HM14 HM9 HM8 FADEC8
X × Y UN X × Y UN X × Y UN X × Y UN X × Y UN
3× 3 0 2× 7 0 3× 3 0 2× 4 0 2× 4 0
2× 5 1 3× 5 1 5× 2 1 3× 3 1 3× 3 1
3× 4 3 4× 4 2 4× 3 3 2× 5 2 2× 5 2
TABLE I: Different shapes and their free cores for each application.
changes when mapping an application. To avoid inter-
application contention, an application might indeed need
these unused cores to define a rectangular area in the part
of the region it is going to fill. However, if these cores
are used by non-critical applications they can prevent the
mapping of critical applications. To avoid this situation
when UN = 0, we reverse the lists Lregion and Lapp and
therefore continue from the other corner. We also inverse
the direction followed to fill regions.
In our case study, we have UN = 1 and we have
more than one critical application. FADEC9 is
thus inserted at the head of Lapp while FADEC8
is inserted at the tail. Therefore, Lapp contains
{FADEC9, HM14, HM9, HM8, FADEC8}.
B. Application shape and its assignment to regions
Filling a part of a region with an application requires
to define the actual rectangular shape taken by this appli-
cation. Each application Appi is described by its size SAi,
assuming each core is dedicated to a task. For each shape,
we note UNi the number of UNused cores by Appi and
we therefore have UNi = (Xi × Yi)− SAi. We arbitrarily
compute three possible rectangular Xi × Yi shapes of
minimal UNi values and whose sizes are equal or higher
than SAi. These computed shapes are therefore as close as
possible to squares to avoid inter-application contentions.
We thus forbid Xi and Yi to be equal 1 if SAi > 3. When
an application is mapped on the NoC, its most appropriate
shape is selected. However, this selection depends on the
possible shapes of other applications to avoid generating a
remaining region unable to map any other application. To
this end, minxy = min(min(Xi),min(Yi)) is computed
for all applications. minxy represents the minimum size
for either the row or the column of an application. The
following constraints on minxy therefore select the shape
that avoids an application to be fragmented on several
regions.
(L−X ≥ minxy) ∨ (L −X = 0) ∧ (1)
(W − Y ≥ minxy) ∨ (W − Y = 0) (2)
Figure 4 illustrates the different steps of the application
mapping for this case study. Table I shows the computed
rectangular shapes for each application as well as the
value of UNi. The application at the head of Lapp is a
critical application. We thus have to consider only critical
applications. The first matching critical application which
has the highest SAi value that is equal to the size of the
NoC is FADEC9 (SAFADEC9 = 9). To select the shape of
FADEC9, we compute minxy which is equal to 2. Since
the first shape 3× 3 for FADEC9 keeps free more than 2
columns and 2 rows, then this shape is selected. We start
by filling the NoC from its top right corner and therefore
map FADEC9 on this corner, as shown by Figure 4a. We
Fig. 4: Mapping of FADEC and HM applications using our approach.
then follow a counterclockwise direction as shown by the
other Figures. The next region that is considered is of size
4 × 3. HM9 is selected to fill this region as its SAi value
is equal to the size of this region. The first shape that is
considered is 3 × 3. However it does not keep free minxy
columns in order to be able to map a next application with
a rectangular shape, i.e. it does not verify the equation 1.
Similarly, the shape 2×5 does not fit in the selected region
4 × 3. The selected shape is thus 4 × 3 which verifies the
equation 1.
C. Reclaiming unused cores within shapes
A selected shape can generate a number of unused cores
either when UNi > UN or when UNi ≥ minxy. In the
former case, we reclaim these unused cores in order to
guarantee the mapping of all applications, while in the
later case it is to allocate them to a critical application. In
both cases, the shape must be modified by eliminating a
number of unused cores. We eliminate these cores from
either the column or the row. This choice depends on
whether the remaining region, after the removal of cores
from the column, corresponds to the size of one existing
application. If it is the case, we remove from the column,
otherwise, from the row.
In our example, the shape selected for HM9 thus
presents 3 unused cores. This number exceeds the allowed
number of unused cores which is UN = 1. We therefore
have to removed these 3 unused cores from the shape.
This removal is done from the row. The elimination from
the column generates a region of size 1 × 3, which does
not corresponds to the size of any remaining application.
Figure 4b and 4c present these steps to select the definitive
shape for HM9 which is 4 × 2 + 1 × 1. Lregion therefore
contains two remaining regions which are {< 3 × 1 >
;< 7 × 4 >}. These two remaining regions are then
aggregated to cope with the size of the remaining non-
Fig. 5: A possible critical path, shown in blue, for a core-to-I/O flow
(path shown in red) of an application (whose mapping is shown in
yellow).
critical applicationsHM14. The region 3×1 handles a part
of HM14. The size of the remaining part of HM14 is equal
to 11 which fits in the region 7 × 4. A new computation
of candidate shapes is done at this step by considering
the size 11. The selected shape is 3 × 4 since it verifies
the equation 1. These steps are shown by the Figures 4d
and 4e. This last shape does not need to be redefined
as UNi < minxy. The definitive shape of HM14 is an
aggregated shape of < 3 × 1 > and < 3 × 4 >. Lregion
contains a single region which is {< 4 × 4 >} and we
now have UN = 0. We therefore have to reverse both
Lregion and Lapp, leading to Lapp = {FADEC8, HM8}.
We then continue from the bottom right corner of the NoC
and follow a clockwise direction. This ensures to map the
critical FADEC8 application near to both the Ethernet
and DDR controllers. Its first candidate shape 2× 4 is the
definitive shape as it verifies the equation 1 and does not
generate any unused cores. Finally, the remaining region
of 2 × 4 is left to the remaining application HM8. These
steps are illustrated on the part f and g of Figure 4.
VI. Core-to-I/O flows contention minimization
The second step of our algorithm maps the tasks of
each application within its assigned subset of the Tilera-
like NoC. It reduces the WCTT of core-to-I/O flows by
applying specific rules for mapping tasks on and around
the paths taken by these flows.
A. I/O critical paths within applications
Let us assume an application Appi whose bottom right
edge is located at (1,1) and the associated region is of size
m × n. Its core-to-I/O flow follows a path from (0, yi),
where the used Ethernet controller is located, to (xi, 0),
where the used DDR port is located. This path is thus
located entirely or partially within Appi depending on the
values of m and n. The part of the path located within
an application is called the critical path of the core-to-I/O
flow. When xi < m and yi < n, the path from (0, yi) to
(xi, 0) belongs to Appi as shown by Figure 5. It is therefore
the critical path of this flow. In the other cases, only either
a subset of the X part (xi > m and yi < n) or the Y part
(xi < m and yi > n) of the path of the core-to-I/O flow
is located within Appi. Note that an application can thus
be crossed by several core-to-I/O flows and can therefore
have several critical paths associated to it.
Let us focus on the Ethernet controllers located in our
case study at (1) (0, 2) which is shared between FADEC8
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Fig. 6: The different steps of internal mapping for F ADEC8 and
HM8.
and HM8, and (2) at (0, 4) which is used by HM14. Let
us first consider the mapping of FADEC8 whose bottom
right edge is located at (1,1) and the size of its shape is
2×4. There are two critical paths, as shown by the step 1 at
bottom of the Figure 6. The first one is its core-to-I/O flow,
which comes from the Ethernet controller located at (0, 2)
and goes to the DDR port located at (2, 0). The second
critical path is a subset of the core-to-I/O flow of HM8,
which comes from (0, 4) and goes to (3, 0). This critical
path is defined as from (0, 4) to (2, 4). The remaining part,
from (3, 4) to (3, 0), is the critical path of HM8.
B. Mapping tasks on and around the critical paths
Let us consider an application Appi with several critical
paths. We sort the critical paths by increasing length.
Let us consider a critical path from (0, yi) to (xi, 0). The
contention level on a critical path can be reduced by
limiting the number of flows in direct contention with the
corresponding core-to-I/O flow. Note that the minimum
value is simply obtained by not mapping tasks on the
critical path due to the XY routing policy. We thus
alternatively select a core from the row yi and from the
column xi in order to map tasks. For the row yi and the
column xi, we start respectively from the cores located at
(1, yi) and (xi, 1) and end up when the limit of the critical
path within Appi is reached. When the end of the row or
the column is reached, i.e. xi 6= yi, we continue in sequence
with the remaining cores on the critical path.
Once a core is selected, we distinguish whether it is
located in the X part or the Y part of the critical path
when we apply the mapping rules. On the X part of the
critical path, we allocate tasks from (1, yi) to (xi − 1, yi).
We then map a task on (j, yi) if it does not directly
block the core-to-I/O flow, i.e. follows the following set
of constraints:
• must not send data to DDR controllers;
• must not send any data to the tasks allocated on
(xi, k), with k ∈ [1, j − 1];
• must not receive any data from the tasks allocated on
(j − 1, yi) (when j ∈ [2, xi]).
We order the list of tasks that fulfill these constraints in
increasing number of Egress Communications (EC). On
the Y part of the critical flow, similar rules can be defined,
i.e. mapped tasks: 1) should not send data to the tasks
allocated on (xi, k − 1) and 2) should not receive data
from tasks allocated on (l, yi), with l ∈ [1, j]. The list of
tasks that fulfill these constraints is ordered in increasing
number of Ingress Communication (IC). Finally, note that
if other critical paths exist within an application, coming
from other applications, we must take into consideration
all xi and yi. The tasks mapped on (xi, yi) must not receive
data from tasks mapped on their rows and not send data
to those on their columns.
The two steps 1 of Figure 6 show for both HM8 and
FADEC8 the task mapping on their critical paths. We
start by the shortest critical path in FADEC8, i.e. the
one of FADEC8 that comes from (0, 2). We first have to
select a task to be mapped on (1, 2). The task must have
the minimum EC value but must not send data to DDR.
tf6 is the task of minimum EC value, however it sends
data to the DDR. We therefore have to choose another
task. As the remaining tasks have the same characteristics,
tf4 is arbitrarily chosen. We must map on (2, 1) the task
with the minimum IC value and that not receive data from
tf4. The matching task is tf2. Finally, tf6 is mapped on
(2, 2) as it is the sole task that do not send to tf2. Let
us now consider the second critical path from (0, 4) to
(2, 4), i.e. the one of HM8. The task on (1, 4) must have
the minimum EC value and must not send data to the
tasks on the column of the first critical path. Moreover,
the task on (2, 4) must also not receive from tf1. Arbitrary
tasks are however chosen since all the tasks have the same
characteristics. The mapping on the critical path of HM8
is shown by the upper part of Figure 6. th0 is mapped on
(3, 1) as it is the task having the minimum IC value. On
the cores above, we have to ensure that the mapped task
mapped do not send data to the tasks below.
Once the task mapping is performed on the critical
paths, we have to map remaining tasks around the critical
paths. To reduce the number of contentions in the X or Y
part of the critical paths, flows from these tasks should, if
needed, cross the critical path perpendicularly. The step
2 for FADEC8, shown on the bottom part of Figure 6,
maps a task on (1, 3) that receives data from tf1 and tf4. A
similar condition is applied for the task mapped on (1, 1).
The tasks on the third row must also not send to tf6 and
tf2 while the one on (1, 1) have to send to tf2.
C. Specific mapping rules when unused cores exist
When UNi > 0 for an application, leaving cores on
one of its critical path unused, i.e. without tasks being
mapped on them, reduces the contention the core-to-I/O
flow experiences. Let us focus on the X part of a critical
path. The first reason is that the number of flows in direct
contention with the core-to-I/O flow is indeed reduced.
This is illustrated by Figures 7a and 7b that shows that if
we do not map a task on (1, yi), the number of EC blocking
the critical path is reduced. This example can be easily
adapted for the Y part of a critical path.
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Fig. 7: The different communications that could block the X part of
a critical path depending on where free cores are localized.
When allocating a task on (1, yi) but keeping unused
the core (2, yi), all flows sent from this task to any task on
the NoC, except those on its first column, block directly
the critical path. They indeed share the same links. We
therefore define a mapping rule for leaving on the row yi
cores unused: the closest one to (0, yi) are leaved unused
if possible (Ui > 0). This task mapping rule also impacts
the outgoing core-to-I/O flows, i.e. from DDR to Ethernet
controllers. These flows are indeed also directly blocked by
flows received from the tasks located on the first row till
yi−1. The number of blocking flows is however reduced by
simply inversing the mapping, as shown by Figure 7b. The
task on (2, yi) can indeed: 1) send to the columns 1 and
2 and 2) receives from any task, except those located on
the first row with x > 2, without blocking the outgoing
core-to-I/O flow in both cases. A similar strategy applies
for the Y part of the critical path. Note that the number
of cores of the critical path (both the X and Y parts) with
no tasks mapped on them depends on the value of UNi.
D. Minimizing the contention of outgoing flows
We also define tasks mapping rules that reduces the
latency of outgoing core-to-I/O flows, i.e. from the DDR
to the Ethernet controller. These rules are applied when
tasks remain to be mapped.
The first rule is to allocate the tasks sending to Eth-
ernet on the nearest cores to both the DDR and Ether-
net controllers, as this minimize the delay from task to
DDR and from DDR to Ethernet. Then, we identify some
conditions for mapping the remaining tasks. Where these
currently unmapped tasks are going to be allocated can
indeed affect the outgoing flows on the NoC which cross
the first row then the first column to reach the Ethernet
controller. Remaining tasks allocated on (x, 1) must not
send data to the tasks allocated on (xi, 1), with xi < x,
and to those on the first column. For instance, we do not
consider any conditions to map the remaining tasks on the
remaining cores. Thus, these tasks are mapped arbitrarily
on the cores. Finally, the flows coming from the tasks
communicating with DDR and located at x < xi interfere
with the critical path. Therefore, we consider virtual tasks
that will be allocated on the xi + 1 port as a destination
port for these tasks. We note that when it exists more
than one critical path in the application, we consider the
one with the highest xi value. However, we also modify the
destination of tasks from other applications: we modify the
port from x = xi + 1 to xi + 2.
For FADEC8 of our case study, the task tf6 sends data
to the port 3. However, this port is used by the tasks of
HM8 application. We thus modify the port number being
used so that data are now send to the port 4 of DDR.
This avoids an interference between the critical paths of
FADEC8 and HM8. This is is illustrated respectively on
the steps 3 of Figure 6. We note that for the applications
which are not crossed by a core-to-I/O flow, i.e. HM9 and
HM14, we apply the same task mapping rules as in the
SHiC method.
VII. Evaluation
This section first shows that our mapping algorithm
solve our initial problem of our case study: avoid the
dropping of Ethernet frames from critical applications.
Using this case study, we then report a comparison of
our algorithm against the state-of-the-art SHiC method.
Finally, we study the impact of the number of unused
cores within a critical application in the WCTT of flows
according to the mapping our method generates. To this
end, we rely on a variant of our case study that includes
a different critical application. We note that we compute
the WCTT of flows in our case study using the method
described in the assumption 3 of section II.
A. Problem solved: packets are no longer dropped
This section returns back to the problem exposed in
Section III. Figure 3 shows the mapping generated by the
SHiC method. Compared to this mapping, let us simply
permute the HM14 and FADEC9 applications. The SHiC
mapping of tasks on FADEC9 leads to a WCTT for the
HM14 core-to-I/O flow of 15.5 µs. This delay is reduced
compared to the initial one, reported in section III-B.
However, it is higher than the 12.336 µs required to trans-
mit the FADEC9 frame on Ethernet which is thus still
dropped. This demonstrates the need for a task mapping
within applications that further reduces the WCTT of
core-to-I/O flows.
Our mapping of FADEC9, shown by Figure 4, and
of its tasks lead however to a WCTT for the HM9 core-
to-I/O flow of 11.8 µs for reaching DDR. We note that
this core-to-I/O flow uses the same Ethernet controller as
FADEC9, i.e. the one located (0, 6). This delay is this
time lower than the transmission delay of the FADEC9
frame on Ethernet. The FADEC9 frame therefore reaches
the Ethernet interface after the removal of the HM9 frame
from the Ethernet buffer. The Ethernet controller located
at (0, 2) is shared by FADEC8 and HM8. The tasks
mapping of FADEC8, as reported by the Figure 6, leads
to a global WCTT for the HM8 core-to-I/O flow of 6.43 µs
for reaching the DDR. The FADEC8 frame therefore also
reaches the Ethernet interface after the removal of the
HM8 frame from the Ethernet buffer.
B. Comparison against the SHiC method
We consider the same case study as in the previous
section and provide additional WCTT values for both
critical and non-critical applications. We compare the
WCTT of flows Our approach SHiC approach
HM9: ETH → DDR 11.8 µs 16.58 µs
FADEC9: tf6 → ETH 3341.9 ns 7028.8 ns
FADEC9: core-to-cores 3344.522 ns 2872.4 ns
TABLE II: Table illustrating the different results using our approach
and SHiC approach.
mapping generated by our method to the one generated
by the SHiC method. The second column of Table II
reports WCTT values when the mapping is build using our
method, while the third column reports values assuming
the SHiC mapping method. The core-to-I/O flows are the
incoming flow coming of HM9 from the Ethernet to the
DDR controller (second line of Table II) and the outgoing
flow from the task tf6 of FADEC9 to Ethernet via the
DDR controller (third line). As seen in section IV, we
remind that SHiC is unable to map FADEC8. We thus
do not report any WCTT result for this application. Our
mapping algorithm reduces the WCTT of the Ethernet
to DDR flow by 28% and by 52% for the flow from task
to Ethernet. These gains are mainly due the mapping of
the critical applications near both the Ethernet and DDR
controllers. Also, the task mapping of FADEC9 maps
tf6 in the center of its 3 × 3 region. This reduces the Y
contention on the critical path, as it does not send any
data to the task located on the Y part of the critical path
(i.e. located at (2, 7)).
We also compute the internal congestion within
FADEC9 but only for the core-to-core communications.
The last line of Table II reports the average WCTT value
of all these core-to-core communications. Our method
increases the internal congestion by 16% compared to the
congestion obtained when applying the SHiC method. This
is explained by tf6 being mapped on the core located
at (2, 2). tf6 has the lowest number of communications
link with other tasks, as it only receives from other tasks.
Mapping the task with the maximum number of commu-
nications at the center reduces the internal congestion,
as this core will be the nearest to all cores around it.
The center is in our case the core located at (2, 2). SHiC
therefore maps tf0, instead of tf6, at the center of the
region of FADEC9, as illustrated in Figure 3, explaining
the reduced internal congestion.
C. Influence of the number of unused cores
The goal of this variant of our case study is to show
the impact of unused cores, i.e. when UN > 0. The
modified case study is made of two critical and two non-
critical applications. The critical applications are now
ROSACE10 in addition to FADEC9, while the non crit-
ical applications are HM14 and HM10. The ROSACE10
application is taken from the case study introduced in [16].
It is composed of 10 tasks and Figure 8 shows its task
graph. Figures 9 and 10 illustrate the application and task
mapping steps of our algorithm. We assume that only two
Ethernet interfaces are used. Table III presents the WCTT
of core-to-I/O flows from Ethernet controllers for both
our method and the SHiC method. Note that SHiC maps
the HM applications near to the Ethernet controllers. The
second line of Table III reports the WCTT of both the
core-to-I/O flows of: 1) HM10 that shares the Ethernet
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Fig. 8: Task graph illustrating ROSACE case study.
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Fig. 9: The different steps of our application mapping.
controller located at (0, 2) with FADEC9, and 2) HM14
which shares the Ethernet controller located at (0, 6) with
ROSACE10. The non-blocked core-to-I/O flow of HM10
takes advantage of the unused cores that are put in priority
on its critical path. This explains the decrease from a
WCTT of 16.58 µs to 980 ns. However, thanks to our task
mapping rules for the critical paths, the WCTT value of
HM14 is also equal to 980 ns, even though no unused cores
are available. We note that the WCTT of the outgoing I/O
flows are also reduced thanks to our application mapping
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Fig. 10: The different steps of our task mapping.
WCTT of flows Our approach SHiC
Both HM14 and HM10 : ETH → DDR 980 ns 16.58 µs
FADEC9: tf6 → ETH 1262.125 ns 7028.8 ns
ROSACE10: elev → ETH 399 ns 621 ns
ROSACE10: eng → ETH 335 ns 1620.925 ns
TABLE III: Table reporting the WCTT of core-to-I/O flows using
our mapping method and the SHiC method.
Ui 4 3 2 1 0
WCTT of ETH → DDR flow 980ns 980ns 980ns 6.45µs 23.7µs
Average core-to-core impact +11.8% +16.4% +7.4% −14.5% −20.8%
TABLE IV: Table reporting the WCTT of the core-to-I/O flow of
HM when varying the number of unused cores (Ui) by F ADEC9.
that allocates the critical applications near to both the
Ethernet and DDR controllers.
The average WCTT of core-to-core flows for
ROSACE10 increases by 28.8%, compared to the
SHiC method. The arbitrary mapping of the tasks of
ROSACE10 in the 2× 3 region (see step 2 of Figure 10),
whose right corner is located at (3, 7), explains this
increased value. In the 6th row, V af , qf and ah send
data to the same task V zc. Each flow generated by these
tasks are thus blocked at each router before reaching V zc.
The average WCTT of core-to-core flows for FADEC9
is however decreased by 7.4%, compared to SHiC. Our
task mapping, also shown by step 3 of Figure 10, indeed
leaves unused the core located at (2, 4). This thus reduces
the number of contentions for the other flows. Besides,
tf6 is mapped at (3, 1). Due to the XY routing policy,
all incoming flows towards this task can only come from
the north port of core located at (3, 1). There is thus
no more contention at the destination core. Besides, the
arbitration for accessing to the next link has fewer input
requests to consider, as we they are not coming from all
directions (we assume a RRA strategy).
Let us now show the influence of UNi in the FADEC
application on the WCTT of the core-to-I/O flow ofHM10.
We increase the size of the FADEC application and vary it
from 11 up to 15 and with therefore a value of UNi ranging
respectively from 4 to 0. The second line of Table IV
reports the computed WCTT in each configuration. We
recall that our task mapping rules put the unused cores
in priority on the critical path by the following order of
priority: {(1, 2), (2, 1), (2, 2) and (1, 1)}. When the flow is
not blocked by any other flows, its WCTT is equal to
980 ns (cases where Ui = 4 up to Ui = 2, i.e. the unused
cores are located at (1, 2) and (2, 1)). When we allocate two
tasks on cores ((2, 2) and (1, 1)), the core-to-I/O flow is no
longer in direct contention with other flows on its critical
path. However, if we allocate a task tfx on core (2, 1), then
this task generates a flow that is in direct contention as
it receives data from tasks allocated above the first row.
The WCTT further increases significantly when Ui = 0
and reaches 23 µs. This is due to the source blockage with
outgoing flows from the task allocated at (1, 2). Indeed,
these flows are assumed to be blocked at each routers of
their path. To summarize, with a few number of unused
cores (2 here) the WCTT of the core-to-I/O is significantly
reduced.
We now evaluate how the value of UNi, in the various
instances of the FADEC application, influences the average
value of the WCTT its core-to-core flows, i.e. its internal
congestion. We note AWCTTSHiC and AWCTTO the
average value of the WCTT of core-to-core flows computed
using respectively the SHiC method and our approach.
The last line of Table IV thus reports the impact of
our approach compared to the SHiC method using the
following equation: AWCTTSHiC−AWCTTO
AWCTTSHiC
. When reducing
the value of UNi: 1) the absolute values of the internal
congestion obviously increases, as the number of tasks is
increased and 2) the impact of our approach on the internal
congestion changes from a positive effect to a negative one
compared to SHiC (except for Ui = 3). For instance, for
FADEC11 having UNi = 4, our approach has a positive
effect of 11.8% on the internal congestion compared to
SHiC. For FADEC15 having UNi = 0, our approach has
however a negative effect of 20.8%. Reducing the number
of unused cores indeed simply increases the number of
contentions both core-to-I/O and core-to-core flows can
experience. However, when moving from FADEC11 to
FADEC12, the effect of our approach increases, while the
value of Ui decreases. We explain this discrepancy by the
inability of the SHiC to include unused cores in the region
allocated to FADEC12. SHiC indeed allocates a 4 × 3
region, with thus no unused cores. However, our approach
still uses a 5 × 3 region, with thus 3 unused cores as for
the FADEC11 case.
VIII. Conclusion and future work
Existing contention-aware mapping strategies aim to
minimize the inter-core congestion without taking into ac-
count requirements of I/O communications of applications.
However, a NoC is mostly connected to other external
systems through several Ethernet interfaces. The WCTT
of NoC core-to-Ethernet flows depends on the congestions
generated by the mapping of both critical and non-critical
applications. In a previous work [3], we showed that the
solution generated by existing contention-aware mapping
strategies over Tilera-like NoC even lead to Ethernet
packets being dropped.
The main contribution of this paper is then the de-
scription of a static mapping strategy of critical and non
critical real-time flows that reduces the WCTT of core-to-
I/O communications over Tilera-like NoC. Our algorithm
splits the NoC into regions and then to allocate in priority
critical applications in a dedicated region close to memory
and Ethernet controllers. Then, each task of an application
is mapped within its region so that the contentions core-to-
I/O communications experience are reduced. Our results
show on realistic avionics case studies that the core-to-
I/O transmission delays are significantly reduced, up to
50% and therefore the loss of Ethernet packets avoided.
Meanwhile, the internal congestion for the other flows
can increase up to 28.8%, but slightly impacting this
congestion in most the other cases we have considered.
Further work includes a deeper evaluation of the in-
fluence of specific parameters of our algorithm, such as
the number of computed shapes for instance. We plan
to evaluate our algorithm using an increasing number of
benchmarks, possibly synthetic ones, as well as to weave
it with contention-aware strategies for core-to-core flows.
Finally, we also plan to study how to adapt our mapping
strategy when assuming for instance a torus network and
non-blocking routers, as in the MPPA many-core from
Kalray [7], or simply different arbitration mechanisms than
Round-Robin, such as priority arbitration [4].
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